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State justication is one of the most time-
consuming tasks in sequential Automatic
Test Pattern Generation (ATPG). For states
that are diÆcult to justify, deterministic al-
gorithms take signicant CPU time without
much success most of the time. In this work,
we adopt a hybrid approach for state justi-
cation. A new method based on Genetic
Algorithms is proposed, in which we engi-
neer state justication sequences vector by
vector. The proposed method is compared
with previous GA-based approaches. Signif-
icant improvements have been obtained for
ISCAS benchmark circuits in terms of state
coverage and CPU time.
1 Introduction
With today's technology, it is possible to build very
large systems containing millions of transistors on
a single integrated circuit. Designing such large
and complex systems while meeting stringent cost
and time-to-market constraints requires the use of
computer-aided-design (CAD) tools. Increasing com-
plexity of digital circuits in very large scale integra-
tion (VLSI) environment requires more eÆcient algo-
rithms to support the operations performed by CAD
tools [1]. Testing of integrated circuits is an impor-
tant area which nowadays accounts for a signicant
percentage of the total design and production costs of
ICs. For this reason, a large amount of research eorts
have been invested in the last decade in the develop-
ment of more eÆcient algorithms for the Automatic
Test Pattern Generation (ATPG) for digital circuits
[2]. In order to obtain acceptably high quality tests,
design for testability (DFT) techniques are in use [3].
The rst technique, called full-scan design, can be used
to reduce the sequential test generation problem to a
less diÆcult combinational test generation problem. In
this technique, all memory elements are chained into
shift registers so that they can be set to desired val-
ues and observed by shifting test patterns in and out.
In large circuits however, this technique adversely af-
fects the test application time as all the test vectors
have to be scanned in and out of the ip-ops. More-
over, all of the memory elements may not be scanable
in a given circuit [4]. In order to alleviate the test
complexity, a second technique, called partial-scan de-
sign, is employed. This involves scanning a selected
set of memory elements. Both these methods can add
10-20% hardware overhead. In case of a full scan de-
sign, a combinational test generator can be used to
obtain tests. However, a sequential test generator is
necessary in case of a partial scan or no-scan design
[4]. The goal in this work is to use Genetic Algo-
rithms (GAs) for generating sequences that will help
the Automatic Test Pattern Generator (ATPG) in de-
tecting more faults by reaching specic states. GAs
are very well suited for optimization and search prob-
lems [5]. Several ATPGs have been reported which
use genetic algorithms for simulation-based test gen-
eration. A good comparison is given in [3]. The main
advantage of GA-based ATPGs, as compared to other
approaches, is their ability to cover a larger search
space in lower CPU time. This improves the fault cov-
erage and makes these ATPGs capable of dealing with
larger circuits. On the other hand, the main draw-
back consists in their inability to identify untestable
faults [2]. Deterministic algorithms for combinational
circuit test generation have proven to be more eec-
tive than genetic algorithms [6]. Higher fault cover-
ages are obtained, and the execution time is signi-
cantly smaller. However, state justication using de-
terministic algorithms is a diÆcult problem, especially
if design and tester constraints are considered [7]. In
simulation-based ATPGs, the search proceeds in the
forward direction only. Hence there are no backtracks
and state justication is easier as compared to deter-
ministic ATPGs. In this work, a hybrid state justi-
cation approach is proposed, where both deterministic
and genetic-based algorithms are employed. In eval-
uating this approach, we will conduct experiments in
which a deterministic test generator will be employed
initially. Untestable faults will be identied. The
states which could not be reached in this phase, will
be attempted in a genetic phase for state justication.
Since Genetic Algorithms have been used successfully
for combining useful portions of several candidate so-
lutions to a given problem [5], we will try to genetically
engineer sequences which justify the leftover states. In
[8], Genetic Algorithms have been used for state jus-
tication. The length of the sequence was a function
of the structural sequential depth of the circuit, where
sequential depth is dened as the minimum number
of ip-ops in a path between the primary inputs and
the farthest gate. In case of feed-back loops, the struc-
tural sequential depth may not give a correct estimate
of the number of vectors required for justifying a given
state. Thus, if a state requires longer justication se-
quence, it will not be justied. The approach also does
not take into account the quality of intermediate states
reached and evaluates a chromosome only on the basis
of the nal state reached. In this work, we will use
an incremental approach in which the length of the se-
quences will be dynamic. State justication sequences
will be genetically engineered vector by vector. Even if
some state remains unjustied after the genetic phase,
the best sequence obtained in a given number of gen-
erations will be viewed as a partial solution. The de-
terminisitc ATPG will be seeded with this sequence
so that it may become able to reach previously un-
visited regions of the search space. The remainder of
this paper is organized as follows: Section 2 discusses
application of genetic algorithms to sequential ATPG.
In Section 3, genetic-based state justication is pre-
sented. Experimental results are given in Section 4.
Section 5 concludes the paper.
2 Sequential ATPG and Genetic
Algorithms
The goal of sequential circuit ATPG using the single
stuck-at fault (SSF) model is to derive an input vec-
tor sequence such that, upon application of this input
vector sequence, we obtain dierent output responses
between the fault-free and faulty circuits. The SSF
model is an abstraction of defects in a circuit which
cause a single line connecting components to be per-
manently stuck either at logic 0 or logic 1 [9]. In this
work, we assume the SSF model.
2.1 Complexity of sequential ATPG
Sequential ATPG is a much more complex process
than combinational ATPG due to signal dependencies
across multiple time frames [10]. It has been shown
in [11] that the test generation problem for combina-
tional circuits is NP-complete. The search space is of
the order of 2
n
, where 'n' is the number of inputs. For
sequential circuit ATPG, the worst-case search space
is 9
m
, where m is the number of ip-ops. This expo-
nential search space makes exhaustive ATPG search
computationally impractical for large sequential cir-
cuits [4]. In the last years, one of the main goals of
researchers was to develop eective algorithms for se-
quential circuit test pattern generation [12]. A lot of
work has been done in the area of sequential circuit
test generation using both deterministic and simula-
tion based algorithms. The bottleneck in determin-
istic algorithms is line justication and backtracking.
In simulation-based approaches, no backtracking is re-
quired but their quality in terms of fault coverage is
generally lower [12]. It can however be improved with
the help of GAs which are very well suited for opti-
mization and search problems.
2.2 Using GA in Sequential ATPG
Genetic Algorithms work by analogy with Natural Se-
lection as follows. First, a population pool of chro-
mosomes is maintained. The chromosomes are strings
of symbols or numbers. They might be as simple as
strings of bits - the simplest type of strings possible.
The chromosomes are also called the genotype (the
coding of the solution). These chromosomes must be
evaluated for tness. Poor solutions are purged and
small changes are made to existing solutions. The gene
pool thus evolves steadily towards better solutions. In
this work, we have used a Simple Genetic Algorithm
as given in [13]. Several approaches to test genera-
tion using genetic algorithms have been proposed in
the past [2], [6] - [8], [12], [14] - [21]. Fitness functions
were used to guide the GA in nding a test vector or
sequence that maximizes given objectives for a single
fault or a group of faults. However, hard-to-test faults
often could not be detected. GAs were used in dif-
ferent phases of the test generation process. In [15],
[6] and [16], GA-based test generators were developed
which used logic simulation for tness evaluation. A
fault simulator was used in [17] [18], and [19] for com-
puting the tness. The tness functions were biased
towards maximizing the number of faults detected and
the number of fault eects propagated to the ip-ops.
Several genetic parameters were experimented with in
[17] and [20]. The fault coverage improved by more
than 40% for some benchmark circuits. These genetic-
based ATPGs were however, not successful in propa-
gating fault eects to the primary outputs. Moreover,
they were unable to identify redundant faults. Hence,
hybrid techniques were proposed in [7], [8], [12] [14]
and [21].
3 Genetic-based State Justication
State justication is the most diÆcult task in sequen-
tial ATPG. Storing the complete state information for
large circuits is impractical. Similarly, keeping a list
of sequences capable of reaching each reachable state
is also infeasible. State justication is therefore per-
formed by using a GA. In [7] and [8], deterministic
algorithms were used for fault excitation and propa-
gation, and a GA was used for state justication. Se-
quences were evolved over several generations. The
tness of each individual was a measure of how closely
the nal state reached matched the desired state. A
chromosome was represented by a sequence of vectors.
Candidate sequences were simulated starting from the
last state reached at the end of the previous test se-
quence. The objective was to engineer a test sequence
that justied the required state. If a sequence was
found which justied the required state, the sequence
was added to the test set. In this work, we use GA
for traversing from one state to another. Individual
vectors are represented by chromosomes in the popu-
lation and genetic operators are applied at individual
bit positions. Deterministic ATPG is run for every
target fault. First, the fault is activated and propa-
gated to a primary output. Next, state justication is
attempted. If the required state is justied by the de-
terministic ATPG, then the derived sequence is fault
simulated and all detected faults are dropped from
the faultlist. Otherwise, our GA-based algorithm at-
tempts to justify the required state. A block diagram
of the methodology is shown in Figure 1.
We have proposed an evolutionary meta-heuristic for
the state justication phase. A owchart of the heuris-
tic used is shown in Figure 2.
3.1 Encoding of the chromosome
In our work, a chromosome represents a single vector.
Each character of a chromosome in the population is












Figure 1: A block diagram of the methodology.
3.2 Fitness Function
Fitness function is the most important parameter of
the GA. A solution is considered to be better than an-
other if its tness is higher. Each vector (chromosome)
is logic simulated to give the state reached. This state
is compared with all the ip-op assignment values of
the target state. The tness f(v
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3.3 Crossover and Mutation
One-point uniform crossover as mentioned in [22] has
been used in this work. In one-point uniform crossover,
an integer position is randomly selected within a chro-
mosome. Each of the two parents are divided into two
parts at this random cut point. The ospring is then
generated by catenating the segment of one parent to
the left of the cut point with the segment of the sec-
ond parent to the right of the cut point. Mutation
produces incremental changes in the ospring by ran-
domly changing values of some genes. In this work,













































































Figure 2: A owchart of the algorithm used.
3.4 Forming a new generation
A generation is an iteration of GA where individu-
als in the current population are selected for crossover
and osprings are created. Due to the addition of o-
springs, the size of population increases. In order to
keep the number of members in a population xed, a
constant number of individuals are selected from this
set for the new generation. The new population thus
consists of both members from the initial generation
and the osprings created. In this work, we have used
a one-change strategy as described below.
3.4.1 (n+1) selection strategy
In this strategy, we change one chromosome in every
generation. One crossover is performed in every gener-
ation. If the child is more t than the worst member of
the previous generation, it is introduced into the pop-
ulation. Hence, we select the best n-1 members from a
population of n, and the worst member gets replaced
if its tness is less than the tness of the ospring.
3.5 Traversing from a state to a state
The algorithm is run for a xed number of generations.
If the state reached is the desired state, the algorithm
stops and picks the next state from the list. However,
if the algorithm is unable to reach the desired state, it
picks the best chromosome found until then and adds
it to the test set. Since the state reached is nearer in
terms of the Hamming distance to the desired state,
it is probable that it will help the ATPG in reaching
the required search space and detecting the associated
fault. The following parameters are used to guide the
search.
3.5.1 Tabu List Size
To prevent the algorithm from visiting recently visited
states, we propose a Tabu List containing the last vis-
ited states. The length of this list is a user-dened
parameter. On reaching a state, the algorithm looks
into the Tabu list. If the state reached is present, the
next t vector is chosen and its tness is evaluated.
3.5.2 Backtrack limit
When all the chromosomes in the population are un-
able to reach a new state, (a state which is not in the
Tabu List), we move to a previously visited state. This
is termed as backtracking. We impose an upper limit
on this parameter and the algorithm stops searching
for a state when this parameter exceeds.
3.5.3 Nlimit parameter
The algorithm traverses at least Nlimit number of
states before it gives up the search for the desired state.
If the tness of the currently visited state is less than
the average tness of the last Nlimit states, the al-
gorithm stops further searching of the desired state;
otherwise the search is continued.
3.6 Removing the reached states from the
list of desired states
Once a sequence is generated by the algorithm, we
compare the states reached by the sequence with the
list of desired states. All the desired states reached
by the sequence are removed. This prevents us from
searching again for those states which we have already
reached while searching for some other target state.
4 Experimental Results and
Discussion
In this work, we have compared our state justication
technique in which we use GA for traversing from a
state to a state, with the one proposed in [7][8]. In [8],
GA has been used in state justication and sequences
are genetically engineered. GA has been applied on
a sequence of vectors as opposed to individual vec-
tors in our case. We have used ve ISCAS89 bench-
mark circuits [23] and four re-timed circuits given in
[10] for which which HITEC [24] requires very large
CPU times. A list of target states was obtained for
hard-to-detect faults in each of the circuits. We have
experimented with several parameters and found that
in general, a population size of 16, a generation limit
of 400, backtrack limit of 10 and tabu list size of 15
gave the best results. Better results were obtained for
an Nlimit value which was 1.5 times the number of
ipops present in the circuit. A roulette wheel selec-
tion scheme as given in [6] gave the best results. The
weakest chromosome in the population was replaced by
a new chromosome in every generation. Hence, the av-
erage and best tness of the population monotonically
increased in every generation as shown in Figure 3 for
one of the reached target states. One-point crossover
was used with a probability of 1 and mutation rate was





























Figure 3: Average and best tness vs. number of gen-
erations.
sal for one of the states that has been reached by the
algorithm. It can be seen that we progress towards
better states in terms of the hamming distance as the
algorithm runs for more iterations. Less t states are
reached if we we are unable to reach a better state
because of the Tabu restriction. Moreover, we move
towards the best state among all alternatives, even if
that state is worse than the current state. This helps
in avoiding the local minima. The example is for one


























Figure 4: State traversed vs the tness of reached
states for a target state of s1488 circuit.
The parameters proposed in [8] were 32 chromosomes
and 8 generations. The number of vectors in each chro-
mosome was 4 times the sequential depth of the circuit.
To compute the tness of chromosomes, we have used
the logic simulator of HOPE [25]. The experiments
were run on SUN ULTRA 10 stations and the results
were obtained as shown in Table 1.
The rst column in the table shows the circuit name.
In the second and third columns, the number of ip-
ops (FFs) and the number of target states respec-
tively is given for each circuit. The states reached and
CPU time obtained by our algorithm are mentioned
in the next two columns. For comparison purposes we
ran the algorithm proposed in [8] for several number
of generations and the results are shown in the next
columns.
It can be observed from the results that the number of
desired states reached by our technique are more than
those reached by the technique used in [8] for all the
circuits. Furthermore, our proposed technique reached
a higher number of states than [8] in 8 out of 9 cases
even when the latter was run for greater amount of
CPU time.
5 Conclusion
In this work, we have proposed a new state justication
technique based on GA which engineers the sequence
our approach approach in [8] approach in [8]
Name # of Target states time(sec) gens states time(sec) gens states time(sec)
FF states reached reached reached
s1423 74 135 61 335 8 50 2743 50 61 3953
s3271 116 45 20 1229 8 15 1664 100 18 2390
s3384 183 102 56 8124 8 31 3794 200 42 16411
s5378 179 524 113 29274 8 45 3133 100 48 225160
s6669 239 32 30 1664 8 23 1701 50 24 2289
scfRjisdre 20 267 48 803 8 25 501 100 31 5196
s832jcsrre 31 57 8 139 8 7 120 100 7 2170
s510Rjcsrre 30 114 16 163 8 12 61 100 13 504
s510Rjosrre 32 114 16 181 8 9 62 100 13 583
Table 1: Comparison of the two techniques
vector by vector. This is in contrast to previous ap-
proaches where GA is applied to the whole sequence.
The drawback of previous approaches lies in their in-
ability to justify hard-to-reach states because of xed-
length sequences. Moreover, they do not take into ac-
count the quality of intermediate states reached and
evaluate a chromosome only on the basis of the nal
state reached. We propose dynamic length sequences
in this work and the tness measure takes into account
all the states reached by the sequence. The approach
has been compared with previous approaches and im-
provements in reached states and CPU time have been
demonstrated.
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